

# A Microelectronic Design for Low-Cost Disposable Chemical Sensors

by  
Stuart S. Laval


Submitted to the Department of Electrical Engineering and Computer  
Science

in partial fulfillment of the requirements for the degree of  
Master of Engineering in Electrical Engineering and Computer Science  
at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

May 2004

© [REDACTED] 2004. All rights reserved. The author hereby  
grants MIT permission to reproduce and distribute public paper and  
electronic copies of thesis document in whole or in part.



Author .....  
Department of Electrical Engineering and Computer Science  
May 14, 2004

Certified by .....  
Eric Hildebrant  
Principal Member of Technical Staff, Draper Laboratory  
Thesis Supervisor

Certified by .....  
James K. Roberge  
Professor of Electrical Engineering, MIT  
Thesis Advisor

Accepted by .....  
Arthur C. Smith  
Chairman, Department Committee on Graduate Students

~~XXXXXXXXXXXXXXXXXXXX~~

# A Microelectronic Design for Low-Cost Disposable Chemical Sensors

by

Stuart S. Laval

Submitted to the Department of Electrical Engineering and Computer Science  
on May 14, 2004, in partial fulfillment of the  
requirements for the degree of  
Master of Engineering in Electrical Engineering and Computer Science

## Abstract

This thesis demonstrates the novel concept and design of integrated microelectronics for a low-cost disposable chemical sensor. The critical aspects of this chemical sensor are the performance of the microelectronic chip and how this chip integrates and interfaces with the resistive sensors that detect chemicals. The design, simulation, and implementation of a low-power CMOS microelectronic analog measurement system and integration with the resistive chemical sensors is described. The overall goal is to produce a microelectronic design that can be fabricated, tested, and manufactured by an outside semiconductor vendor.

Thesis Supervisor: Eric Hildebrant

Title: Principal Member of Technical Staff, Draper Laboratory

Thesis Advisor: James K. Roberge

Title: Professor of Electrical Engineering, MIT



## ACKNOWLEDGMENTS

This thesis was prepared at The Charles Stark Draper Laboratory, Inc., under T-IRD-04-0-5042.

Publication of this thesis does not constitute approval by Draper or the sponsoring agency of the findings or conclusions contained herein. It is published for the exchange and stimulation of ideas.

---

(Author's signature)

I have been very fortunate and am extremely thankful for all the help and opportunities I have received throughout my journey at MIT. First, I would like to thank Draper Laboratory for the opportunity to research for my graduate education and complete a thesis. Secondly, I would like to commend the John Williams for proposing the concept behind this thesis and Ryan Prince for her amazing support and mentorship with the overall development design for my chip. I am very gracious for having the opportunity to work with them and contribute to their group.

I would also like to thank the various people who helped substantially with my growth as a circuit design engineer. First, Eric Hildebrandt for being a tremendous teacher and promoter of analog circuit design. I would not have been caught up to speed on the analog integrated circuit fundamentals without him. Secondly, I would like to thank Professor Jim Roberge for his insightful guidance on this thesis and on possible career options. Thirdly, I would like to thank Ji-Jon Sit and Professor Rahul Sarpeshkar for providing the Tanner EDA software and lots of feedback and design strategies for my chip design. I do not know where I would be now without Ji-Jon's incredible CAD tool support for the simulations, layout, and verification of my chip design.

Finally, I would like to thank my friends and family for always being there for me, especially when times were rough. I most dearly appreciate the support and love from my parents as they have been the biggest role models in my life. I credit my passion for learning and drive for success to my father. I deeply thank my mother for helping me appreciate the simple things in life. Lastly, I thank my brother for his comical humor and his competitive nature that has always kept me on my toes.



# Contents

<b>1</b>	<b>Introduction</b>	<b>13</b>
1.1	Background . . . . .	14
1.2	Types of Sensors . . . . .	16
1.2.1	pH Based Chemical Sensor . . . . .	16
1.2.2	Electronic Based Sensor . . . . .	16
1.2.3	Design Flow . . . . .	17
<b>2</b>	<b>Sensor Design</b>	<b>21</b>
2.1	Sensor Overview . . . . .	21
2.1.1	Power Supply . . . . .	22
2.1.2	Sensor . . . . .	22
2.1.3	Display . . . . .	22
2.2	Electronic Prototype . . . . .	23
2.3	Microelectronics . . . . .	24
<b>3</b>	<b>Microelectronic Measurement System</b>	<b>27</b>
3.1	Wheatstone Bridge . . . . .	27
3.2	Voltage Reference . . . . .	28
3.3	Auto-zero Technique . . . . .	30
3.4	Digital Components . . . . .	30
<b>4</b>	<b>Operational Amplifier</b>	<b>35</b>
4.1	Design of Operational Amplifier . . . . .	35

4.1.1	Derivation of Compensation . . . . .	35
4.1.2	Transistor Sizing of Operational Amplifier . . . . .	38
4.2	Operational Amplifier Simulation Results . . . . .	39
<b>5</b>	<b>Chip Verification and Layout</b>	<b>43</b>
5.1	Total Chip Simulation . . . . .	43
5.1.1	The Positive Terminal . . . . .	45
5.1.2	The Negative Terminal . . . . .	45
5.1.3	The Analog Component . . . . .	45
5.1.4	The Output Logic . . . . .	46
5.2	Total Chip Simulation Results . . . . .	48
5.3	Chip Integration . . . . .	49
5.4	CMOS Layout . . . . .	51
<b>6</b>	<b>Conclusion</b>	<b>53</b>
6.1	Summary . . . . .	53
6.2	Future Work . . . . .	53
<b>A</b>	<b>SPICE netlist file</b>	<b>55</b>



# List of Figures

1-1	Biogenic amines from amino acids. . . . .	15
1-2	Color indictors with pH scale. . . . .	17
1-3	Prototype: milk cap sensor. . . . .	18
1-4	Prototype: digital sensor device. . . . .	18
1-5	Top-level view of the sensor. . . . .	19
2-1	Top-level view of the sensor revisited. . . . .	21
2-2	Packaging concept: milkcap. . . . .	23
2-3	A resistive Wheatstone full-bridge network. . . . .	25
2-4	An ideal op-amp with buffers and LEDs at the output. . . . .	25
3-1	Wheatstone bridge network with reference. . . . .	29
3-2	Autozeroing system. . . . .	31
3-3	Expected system output after auto-zeroing circuit for $\Delta R=200\Omega$ . . .	31
3-4	Series of 11 switches connected to $100K\Omega$ and $100\Omega$ resistors. . . . .	32
3-5	Schematic of shifting registers. . . . .	32
3-6	Schematic of storing registers. . . . .	33
3-7	Schematic of a switch. . . . .	33
4-1	Op-Amp schematic. . . . .	36
4-2	Op-Amp schematic with transistor sizes. . . . .	39
4-3	Frequency response of op-amp: magnitude plot. . . . .	41
4-4	Frequency response op-amp: phase plot. . . . .	41
4-5	Step response of op-amp. . . . .	42

4-6	Total integrated noise of op-amp. . . . .	42
5-1	Total system block diagram. . . . .	44
5-2	System output for $\Delta R= 200\Omega$ . . . . .	47
5-3	System Output after logic for $\Delta R= 200\Omega$ . . . . .	47
5-4	Chip Output for $\Delta R= 500\Omega$ . . . . .	48
5-5	Total Chip with bondpads and off-chip components. . . . .	50
5-6	Layout of op-amp in common centroid. . . . .	52
5-7	Total chip layout of CMOS measurement system. . . . .	52

# List of Tables

4.1	Table of transistor characteristics . . . . .	40
4.2	Summary of gain for both stages of the op-amp . . . . .	40
4.3	Summary of simulation results of the op-amp. . . . .	40
5.1	Table of Results . . . . .	49
5.2	Table of off-chip clock rise times . . . . .	50



# Chapter 1

## Introduction

There is a strong demand for chemical sensors, which are widely used for hazardous chemicals, oil exploration, air quality, and process control applications. This thesis presents a sensor comprised of a chemical coating, electrical transduction mechanism, power source, logic chip and 10-level readout. A bar type readout (similar to an analog battery tester) may also be employed. A cost analysis has been performed on the components and it has been determined that these sensors can be mass produced for \$.10-\$.25, making this approach economically feasible. A second embodiment of this device utilizes a colorimetric readout. Some specific applications are to sense sour milk, e-coli in beef, salmonella in chicken, botulism in canned goods, and drinking water contamination. The estimated cost for a system employing only a chemically-driven colorimetric readout is \$.01 since the CMOS chip and battery is not required.

The objective of this research is to design a low-power microelectronic chip in CMOS technology to interface and to integrate with these resistive chemical sensors. However, before the design and implementation of the CMOS microelectronics begins, an electronic prototype of the device, interfaced with the resistive sensors, must be first characterized in order to determine the specifications of this system. With the specifications from characterization of the sensor, the CMOS mixed-signal (analog and digital) chip can be designed and simulated. Furthermore, a power, timing (step response and clocking), and noise analysis will be required to gauge the theoretical functionality of the chip. The final objective of this work is to produce a CMOS

mixed signal chip that can be fabricated, tested, and integrated with the chemical sensor.

Chapter one provides a brief background of the purpose and use of the chemical sensor.

Chapter two describes the sensor design as well as the prototype involved in the characterization of the resistive sensor.

Chapter three describes the design of the microelectronic measurement system and how it was implemented.

Chapter four illustrates the design, implementation, and the performance of the operational amplifier, which is the most important building block of the CMOS microelectronic system.

Chapter five displays the performance and results of the simulation of the total chip as well as the the interface and integration of the chip with the packaging of the entire sensor.

## 1.1 Background

The World Health Organization reports that 3.2 million children under five years of age die of food poisoning-related illnesses each year. In the United States alone, millions of cases of food poisoning occur annually; tens of thousands requiring hospitalization. More than one thousand of these cases are fatal in the populations, mostly elderly and children [5]. The most fundamental and efficient way to attack this prodigious public health concern is to produce a simple vapor sensor that can determine the degree of bacterial decomposition in meats, fish, and poultry. In order to understand how the chemical sensor detects the degree of bacterial content and contamination, it is important to examine the chemical and biological properties of proteins, which bacterial contamination feed upon.

Proteins are made from amino acids; when proteins are bacterially decomposed, they are converted to amines related to these amino acids. The biogenic amines, cadaverine, putrescine, and histamine, are produced as a result of the breakdown of

amino acids by bacteria in rotten meat or fish. According to Rawles et al [1], the most significant biogenic amine is histamine, which is produced by the breakdown of the amino acid histidine. Other significant biogenic amines are putrescine which is produced by the breakdown of glutamine, and cadaverine produced by the breakdown of lysine.




Figure 1-1: Biogenic amines from amino acids.

As depicted in figure 1-1, the amino acid arginine is converted to biogenic amine putrescine, lysine to cadaverine and histidine to histamine. The shaded box shows the group which is converted to a hydrogen.

Fundamentally, putrescine, cadaverine and histamine are responsible for the smell of rotting protein such as meat and fish. *The levels of these amines are related to the degree of bacterial decomposition.* For example, the levels of biogenic amines

in fish and crustacea can be used to indicate the degree of decomposition, so that the higher the concentration, the greater the amount of bacteria decomposition has occurred [1]. According to FDA guidelines, fish with greater than 50 ppm histamine are considered spoiled, although poisoning generally occurs when histamine is present in concentrations greater than 200 ppm. A comparison of the sensory evaluations and chemical data suggest that putrescine or cadaverine at the 3 ppm level is indicative of decomposition in aquacultured Penaeid shrimp over a wide range of storage conditions [1]. It is the goal of this project to produce low-cost vapor sensors for these volatile biogenic amines which are present at levels up to hundreds of ppm.

## **1.2 Types of Sensors**

Two types of chemical sensors are being considered: a chemically activated, water-based pH type with built-in color detection and an affinity type with the proposed CMOS chip, which is similar to Ryan Prince's "disposable, self-administered electrolyte" circuit for Gatorade [2]. This thesis will focus on the latter.

### **1.2.1 pH Based Chemical Sensor**

The pH based amine sensor for vapors is to be applied on Saran wrap (or Styrofoam) for meat packages to give consumers an indication of meat freshness; this would be marketed directly to the container manufacturers. Figure 1-2 illustrates the several possible color indicators for differently chemically coated pH sensors applied to Saran Wrap or Styrofoam during manufacturing.

### **1.2.2 Electronic Based Sensor**

A CMOS based sensor using an affinity based coating that would change resistance when exposed to amines is the main focus of this work. As depicted in figure 1-3, this could be manufactured as a throwaway milk cap (marketed to the milk carton manufacturer) or as a reusable milk cap (marketed to "Kitchens-R-Us," "Bed Bath






Figure 1-2: Color indicators with pH scale.

and Beyond,” etc.). Alternatively, as shown in figure 1-4, it could be used as a hand-held meter priced similarly to a digital thermometer and marketed to drug store chains

### 1.2.3 Design Flow

The sensor package is comprised of a chemically resistive sensor, which contains a chemical coating and electrical transduction mechanism, a power source, a CMOS mixed-signal chip, and 10-level readout display, which indicates the level of resistive change. A bar type readout (similar to an analog battery tester, i.e. in Duracell) may also be employed. The design process and top level view of this device is depicted in figure 1-5.

The essential purpose of this thesis is to design a low-power microelectronic measurement system in CMOS technology, to interface with these resistive biological




Figure 1-3: Prototype: milk cap sensor.



Figure 1-4: Prototype: digital sensor device.




Figure 1-5: Top-level view of the sensor.

sensors. To better understand the design and implementation of the CMOS micro-electronics, a breadboarded prototype using passive components of the device with the resistive sensors must be first analyzed in order to calibrate the resolution of the resistance changes. After a characterization of the sensor determines the specifications, the analog integrated CMOS chip can be designed and tested<sup>1</sup>.

The CMOS design process first involves choosing a circuit topology best suited for the precise measurement of the small resistance changes of the sensor. Once chosen, hand calculations of the circuit were done to estimate feasible transistor sizing and solid performance. Next, SPICE simulations were performed until the circuit's timing, power, and noise specifications were optimized. Once a thorough power, timing, and noise analysis gauges the theoretical functionality of the chip, the CMOS system was laid-out using the CAD tool, Tanner tools, in the AMI .50  $\mu\text{m}$  design process. Tanner Tools will extract theoretical parasitic effects of the CMOS design to a SPICE netlist, and also extract the CMOS chip layout into GDSII format, which are the digital instructions for the fabricating process.

Finally, the fundamental objective of this thesis is to design an analog CMOS chip

<sup>1</sup>Testing will be done by third party semiconductor manufacturer.

that could be submitted to the foundry via MOSIS for fabrication in conjunction with Professor Rahul Sarpashkar's Low-Power Analog VLSI course at MIT. Ultimately, the chip will be functional, and eventually integrated with the sensors produced at Draper Laboratory.

# Chapter 2

## Sensor Design

### 2.1 Sensor Overview

The top-level diagram of the sensor breaks up the affinity-type sensor design into four aspects: the power source, the resistive sensor, the electronics, and the display. Even though the main purpose of this project is to design and implement the CMOS microelectronics for the sensor, it is very important to also briefly go over how the other three components function or relate with the CMOS chip.




Figure 2-1: Top-level view of the sensor revisited.

### **2.1.1 Power Supply**

Since the sensor has limiting cost factors, the use of a very low-power energy source, such as a paper battery, is preferable for a low-cost product. This impacts the entire design and adds further complexity to the analog circuitry in order to sustain bandwidth and noise issues. This also complicates the resolution of the resistive sensors as well as the dynamics of the display. For one application of the sensor, the digital hand-held device, off-the-shelf batteries can be used.

### **2.1.2 Sensor**

The chemical sensors will be a type of chemically reactive plastic and electrode. It will have resistive properties that change in the presence of bacteria, amines, sulfur, and other unwanted conditions. Other variations of the sensors will use changes in potentiometric or amperometric properties as the instrument of measuring the presence of unwanted conditions. The CMOS chip will measure this small resistive change due to the chemical reaction of the amines exposed to the polymer on the sensor.

### **2.1.3 Display**

The physical appearance of the display will be a continuous meter-like response with several intermediate states. For example, with a vapor sensor on a milk cap, the intermediates states will tell the consumer the quality or time left of usage before spoilage. On the digital hand-held food quality sensor device, the display would simply report the quantitative quality level. At Draper Laboratory, Megan Owens illustrated a milk cap sensor, in figure 2-2, as a packaging concept that would embed such a sensor into everyday food items.






Figure 2-2: Packaging concept: milkcap.

## 2.2 Electronic Prototype

In order to fully define the issues that arise during the initial evaluation of data from the resistive sensor, an electronic prototype was developed and tested. This prototype consisted of a breadboard, resistors, capacitors, voltage regulators, and a micro-programmable chip with a built-in Analog-to-Digital converter. The purpose of the microcontroller prototype is to confirm the wheatstone bridge topology. The chemically resistive sensor was characterized at Draper Laboratory and revealed the following sensor characteristics:

Nominal Resistance Value =  $100\text{K}\Omega$

Maximum Resistance Change =  $1\text{K}\Omega$

Target Resistance Resolution =  $1000\text{ppm}$

As depicted in figure 2-3 , there will be three constant resistors of  $100\text{K}\Omega$  and one varying resistive sensor, which create a voltage drop between reference voltage nodes  $V+$  and  $V-$ . These reference voltages will be the inputs to an operational amplifier, as displayed in figure 2-4, which is the most important unit of the CMOS measurement

system.

There will be ten light-emitting diodes (LED's), used to describe chemical environment; each level will correspond to a higher amount of contaminant. Once the range of resistance values that correspond to a particular resistive resolution is calibrated, the microelectronic design can commence.

## 2.3 Microelectronics

Designing a functional chip in CMOS for this sensor is the purpose and goal of this thesis. The design requires a system-level plan and design before each individual circuit module can be simulated in SPICE and laid-out using Tanner Tools in the AMI .50 $\mu$ m process. Because of the simple operation of the chip to detect resistance values, compare them, and output a certain value that is transmitted to the LED's, the CMOS microelectronic building blocks could easily just consist of an operational amplifier (op-amp) with digital standard library cells provided by the AMI. Figure 2-4 shows this operation.

The second part of the CMOS chip design process involves laying out the custom analog circuit elements. Before any layout can be attempted, successful simulations in SPICE will determine the theoretical optimal specifications, such as transistor sizing of MOSFET gate widths and lengths, for each circuit of each block in the chip. The purpose of layout in CAD Tools is to simplify and facilitate the verification and fabrication process. In general, an industry-standard CAD tools such as Tanner Tools insure and enable the user to verify that the schematic-to-layout behavioral functionality (LVS/DRC) is equivalent before enabling the user's access to extracting the SPICE netlist and GDSII format. The SPICE netlist is important because it contains a precise theoretical measurement of the second order parasitic effects in deep submicron circuit designs. The GDSII format is the set of instructions sent to the foundry that will fabricate this chip.






Figure 2-3: A resistive Wheatstone full-bridge network.




Figure 2-4: An ideal op-amp with buffers and LEDs at the output.



## Chapter 3

# Microelectronic Measurement System

The purpose of this thesis is to design a low-power microelectronic measurement system for the food quality sensor. When exposed to a particular amine, the active chemical sensor will swell up, thereby changing resistance. As noted in the previous section, the nominal resistance of the sensor is  $100\text{K}\Omega$  and has a maximum resistance change of  $1\text{K}\Omega$ . In addition, the target resolution that the system is required to distinguish is 1000 ppm or  $100\Omega$  increments. Therefore, the goal is to design a low-power CMOS operational amplifier for measuring the small amount of resistive change of the chemical sensor when exposed to a particular amine from food.

### 3.1 Wheatstone Bridge

This measurement system is similar to a classical temperature sensing system, which utilizes a Wheatstone bridge (developed by S.H. Christine in 1833) to model the system in a balanced configuration while taking a differential measurement across each side of the bridge [7]. It is commonly used with precision operational amplifiers and offers an attractive alternative for measuring small resistance changes. The advantage of this arrangement is that because it allows a sensitive null-detecting system topology, it is immune to power supply variations and helps significantly improve common mode

rejection.

As illustrated in figure 2-3, the basic Wheatstone bridge consists of four resistors connected to form a quadrilateral, a source of excitation (voltage or current) connected across one of the diagonals, and a voltage detector connected across the other diagonal. The detector measures the difference between the outputs of the two voltage dividers connected across the excitation [7]. Essentially, it is measuring the resistance indirectly by a comparison with a similar resistance. For the purposes of this measurement system, the sensor will be modeled in a "single-element varying bridge" with all four resistors having a nominal value of  $100K\Omega$  [7]. With the current resolution of 1000 ppm or 0.1 percent of the nominal resistance, the voltage change measured across V+ and V- terminals is simply derived by:

$$\begin{aligned}
 V_+ - V_- &= \left( \frac{100K\Omega + \Delta R}{100K\Omega + 100K\Omega + \Delta R} - \frac{100K\Omega}{100K\Omega + 100K\Omega} \right) V_{DD} \\
 &= \frac{1}{4} \left( \frac{\frac{\Delta R}{100K\Omega}}{1 + \frac{\Delta R}{100K\Omega}} \right) V_{DD} \\
 &= \frac{1}{4} \left( \frac{\Delta R}{100K\Omega} \right) V_{DD}
 \end{aligned} \tag{3.1}$$

Since we are using a power supply, VDD, of 3V, then:

$$V_+ - V_- = 0.75mV \tag{3.2}$$

With this small voltage resolution, we will need an op-amp with at least the following high DC gain:

$$A_0 \geq \frac{3V}{0.75mV} = 4000 \tag{3.3}$$

## 3.2 Voltage Reference

A variable digital-to-analog conversion scheme, using switches and shift registers, as illustrated in figure 3-1, was used to control voltage reference level. Since the maximum change in resistance is approximately  $1K\Omega$ , the differential voltage can be measured and compared in ten increments of  $100\Omega$  that correspond to 0.75mV




Figure 3-1: Wheatstone bridge network with reference.

level changes. Therefore, since the Wheatstone bridge is immune to power supply variations and is useful in null-detecting arrangements, the digital-to-analog converter switching method can be incorporated on the right side of the bridge by adding eleven switches for the ten corresponding levels of  $100\Omega$  increments. These switches (figure 3-4) and shift registers (figure 3-5) are explained later in section 3.4. Under the current scheme, ideally an op-amp with a high enough gain could simply compare each level as each switch, which indicates the reference level, is adjusted to a higher resistance level. However, realistically, there is a significant input offset error to most op-amps of around 5-10 mV. Unfortunately, this could require an exhaustive calibration of the switches and is not practical for this design.

### 3.3 Auto-zero Technique

To eliminate the input offset error problem of the CMOS operation amplifier due to external and micro-fabrication factors, an auto-zeroing method is proposed as depicted in figure 3-2. This system, which initially sets switch 1 on the  $V_-$  terminal, requires a closed-loop unity-gain stable, high-gain, operational amplifier that uses negative feedback to store the offset error and  $V_-$  on a 10pF capacitor during the on-phase of a 50% duty cycle of switch 2. During the off-phase of both switches, switch 1 is set to  $V_+$ , while the analog component becomes an open-loop operational amplifier (also known as a comparator) that compares  $V_+$  to the charge stored on the capacitor as a reference that includes the offset. As a result, the offset error of the amplifier is nullified. Figure 3-3 shows expected system output after auto-zeroing circuit for  $\Delta R = 200\Omega$ .

### 3.4 Digital Components

The digital components of this system in many ways are as critical as the analog component. The digital system is composed of shifting registers and storing registers. The shift registers, shown in figure 3-5, essentially include one preset D-Flip-Flop (DFF) and ten preclear DFFs in a sequential series, where the output of each flip-flop, Q, controls the voltage reference level of the switches on the bridge. As displayed in figure 3-4, each sequence of outputs from the 11 DFFs can be thought of as the 11-bit input vector of the 11 switches<sup>1</sup>. Initially, the first DFF is set to 1, while the remaining ten DFFs are set to 0, yielding an input sequence of 10000000000 for the 11 switches. Therefore, the first switch that is only connected to the 100K $\Omega$  resistor is on, while the other switches are off. For every clock cycle, because of the sequential arrangement, the 1 is passed to the next DFF, while the other DFF's are 0. However, the eleventh DFF passes a 0 to the first DFF to change its output to 0, yielding a 01000000000 input vector for the 11 switches. This leaves only one DFF on and, therefore, the next 100 $\Omega$  level is added to the reference level during each clock cycle.

---

<sup>1</sup>Each switch, displayed in figure 3-7, has a W/L = 100/2, which yields an on-resistance of 20 $\Omega$ .




Figure 3-2: Autozeroing system.




Figure 3-3: Expected system output after auto-zeroing circuit for  $\Delta R= 200\Omega$ .

On the other hand, the storing registers are positive edged triggered D-flip-flops which correspond to each switch depending on the clock period. This design, as illustrated in figure 3-6, is quite simple as the input clock signals to each DFF corresponds to a particular clock period on a particular level of the switch on the reference.




Figure 3-4: Series of 11 switches connected to 100K $\Omega$  and 100 $\Omega$  resistors.





Figure 3-5: Schematic of shifting registers.





x7




Figure 3-6: Schematic of storing registers.




Figure 3-7: Schematic of a switch.



# Chapter 4

## Operational Amplifier

For this design, it is clear to choose an operational amplifier (op-amp) configuration that has a high open-loop gain, yet is closed-loop unity-gain stable with a settling time less than 100ms. A robust and simple design is also preferred in order to ensure a high-gain first stage for low noise behavior. For simplicity, a two-stage op-amp (figure 4-1) is chosen to help with the low-power energy requirement. It also makes compensation easier to achieve a 60 degree phase margin at the gain bandwidth.

### 4.1 Design of Operational Amplifier

It is important to briefly discuss the key design decisions and constraints in order to meet feasible specifications for a high-gain unity-gain stable op-amp. The approach utilized in this design process is very similar to the one used in Allen and Holberg's CMOS Analog Design [4]. Since a robust two-stage op-amp configuration has already been chosen, the amount of compensation and the sizing of the transistors are the main issues in the design.

#### 4.1.1 Derivation of Compensation

Before deriving the type and amount of compensation, it is necessary to know the locations of the poles and zeros in the op-amp. A key design choice, that makes this




Figure 4-1: Op-Amp schematic.

circuit capable of compensation by only using a simple miller capacitor, is to size the following transistors in equal pairs:

$$M_1 = M_2 \quad (4.1)$$

$$M_3 = M_4 \quad (4.2)$$

$$M_7 = M_8 \quad (4.3)$$

With the matching differential inputs and the common source amplifier pair, the system will have the following poles and zero [4, p. 270]:

$$p_1 = -\frac{(g_{ds2} + g_{ds4})(g_{ds6} + g_{ds7})}{g_{m6}C_c} \quad (4.4)$$

$$p_2 = -\frac{g_{m6}}{C_L} \quad (4.5)$$

and

$$z_1 = \frac{g_{m6}}{C_c} \quad (4.6)$$

where  $p_1$  is the miller pole after the first stage,  $p_2$  is the output pole after the second stage, and  $z_1$  is the compensating zero made with  $C_c$ . The unity-gain bandwidth, GB, which is the frequency when the magnitude of the open loop gain equals 0, is found to be [4]:

$$GB = \frac{g_{m2}}{C_c} \quad (4.7)$$

In order to obtain the amount of capacitance needed for a unity-gain stable op-amp, bandwidth relationships must be first established. First of all, the absolute value of  $p_2$  needs be greater than GB, which implies:

$$\frac{g_{m2}}{C_c} \leq \frac{g_{m6}}{C_L} \quad (4.8)$$

Secondly, to ensure unity-gain stability, a 60 degree phase margin is needed, which essentially produces a critically damped step response. Allen and Holberg showed that a 60 degree phase margin gives the following relationship [4, p. 271]:

$$z_1 = 10GB \quad (4.9)$$

which yields:

$$g_{m6} \geq 10g_{m2} \quad (4.10)$$

Quantifying the relationship between the output pole,  $p_2$ , and the gain bandwidth, GB:

$$180^\circ - 60^\circ \leq \arctan \frac{GB}{|p_1|} + \arctan \frac{GB}{|p_2|} - \arctan \frac{GB}{|z_1|} \quad (4.11)$$

which yields:

$$|p_2| \geq 2.2GB \quad (4.12)$$

$$\frac{g_{m6}}{C_c} \leq 2.2\left(\frac{g_{m2}}{C_c}\right) \quad (4.13)$$

Finally, by incorporating equation 4.13, the compensating capacitance can be found with the following constraint [4, p. 271]:

$$C_c \geq 0.22C_L \quad (4.14)$$

Using a  $C_L$  of 10 pF, our  $C_C$  is around 2.2 pF.

#### 4.1.2 Transistor Sizing of Operational Amplifier

The second phase of the op-amp design is establishing the necessary gain specification of at least 4000 or 72dB. Fortunately, the total gain is simply the product of the two stages:

$$|A_v| = |A_{v1}||A_{v2}| = \left(\frac{g_{m2}}{g_{ds2} + g_{ds4}}\right)\left(\frac{g_{m6}}{g_{ds6} + g_{ds7}}\right) \quad (4.15)$$

One solution is to choose a high gain second stage. However, as the inverting stage transistors get too large, the  $C_L$  increases, which has a negative impact on the stability. Therefore, tighter and different transistor sizing constraints must be enforced in order to design a high gain first stage. Simulating in SPICE, using a 120nA current source bias provided by Ji-Jon Sit, the following ratios were obtained to insure a stable, low noise, and high gain system:

$$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 \geq 2 \quad (4.16)$$

$$\left(\frac{W}{L}\right)_3 = \left(\frac{W}{L}\right)_4 \geq \frac{5}{2} \quad (4.17)$$

$$\left(\frac{W}{L}\right)_8 \geq 8 \quad (4.18)$$

with biasing transistors to have the following sizes:

$$\left(\frac{W}{L}\right)_7 \geq \frac{3}{2} \quad (4.19)$$

$$\left(\frac{W}{L}\right)_5 = \left(\frac{W}{L}\right)_6 \geq 1 \quad (4.20)$$

Using these sizing constraints, the complete op-amp design, illustrated in figure 4-2, was implemented. Please note that M1 and M2, M3 and M4, and M8 each had a multiplicity factor of 2, so their effective widths are twice those shown in figure 4-2.




Figure 4-2: Op-Amp schematic with transistor sizes.

## 4.2 Operational Amplifier Simulation Results

After simulating the following configuration above, the gain bandwidth of the frequency response, in figure 4-3 to be around 100 KHz for the compensated op-amp with a  $60^\circ$  phase margin as shown in figure 4-4. The settling time, depicted in figure 4-5, is determined to be approximately 0.1 ms for an input signal with step of 1.5V.

Figure 4-6 illustrates the low total integrated noise of 84 nV, which is well below the 0.75mV voltage resolution. In order to speed up the uncompensated op-amp, it is necessary for a switch to be incorporated below the compensating capacitor,  $C_c$ , to turn it off when in  $C_c$  is disconnected. As a result, the system has higher output slew rate in the compare-mode and the gain bandwidth is approximately 10 times faster than compensated op-amp at 1 MHz.

The following tables below exhibit the results obtained from SPICE simulations of this op-amp design using a 120 nA current bias.

	M1	M2	M3	M4	M5	M6	M7	M8
$I_d$	5.96E-8	5.96E-8	5.96E-8	5.96E-8	2.56E-7	2.56E-7	1.2E-7	1.2E-7
$g_m$	1.45E-6	1.45E-6	1.29E-6	1.29E-6	5.37E-6	5.47E-6	2.58E-6	2.58E-6
$g_{ds}$	2.88E-9	2.88E-9	2.19E-9	2.19E-9	1.10E-8	8.71E-9	3.58E-6	5.55E-9

Table 4.1: Table of transistor characteristics

	First Stage	Second Stage	Total	dB
Gain	286	278	79400	98 dB

Table 4.2: Summary of gain for both stages of the op-amp

IBias	Gain	Gain Bandwidth	Settling time	Power	Total noise
120nA	98 db	100 KHz	100 us	1.15 uW	84 nV

Table 4.3: Summary of simulation results of the op-amp.






Figure 4-3: Frequency response of op-amp: magnitude plot.




Figure 4-4: Frequency response op-amp: phase plot.




Figure 4-5: Step response of op-amp.




Figure 4-6: Total integrated noise of op-amp.

# Chapter 5

## Chip Verification and Layout

Integrating individual properly working passive components, digital modules, and switches along with the optimized op-amp does not always guarantee functionality and high performance for the entire measurement system. Therefore, testing and verification in SPICE must be done to ensure compatibility of all parts in the chip. After simulating a functional system that meets the required specifications for high-performance and low-noise design, the final chip layout can be developed. Once the extracted layout SPICE netlist is successfully equivalent to the schematic SPICE netlist, the chip layout is clean and ready for fabrication.

### 5.1 Total Chip Simulation

Figure 5-1 illustrates the total schematic of the CMOS mixed-signal measurement system for the food quality sensor. The system was broken up into the four parts and analyzed in the following order: the positive terminal (V+), the negative terminal (V-), the analog component, and the output logic. These four elements are altogether interconnected and linked by simple switches and a common clocking period.




Figure 5-1: Total system block diagram.

### 5.1.1 The Positive Terminal

The positive terminal,  $V+$ , is essentially the left side of the wheatstone bridge containing a  $100\text{K}\Omega$  resistor, an active chemical resistive sensor, and a switch that is in connects the sensor to ground. This switch's inputs are tied to  $V_{DD}$  to ensure it is always active in order to resistively balance the active switch on the negative terminal,  $V-$ . This is due to the on-state resistance of the switches being roughly  $20\Omega$ , which is a significant fraction of the  $100\Omega$  target resolution. The sample-and-hold technique nullifies any small offset created by these switches as long as both terminals are balanced.

### 5.1.2 The Negative Terminal

The negative terminal,  $V-$ , corresponds to the right side of the bridge, which consists of a  $100\text{K}\Omega$  resistor and a “dummy” chemical resistive sensor connected to a series of ten  $100\Omega$  resistors and eleven switches that are controlled by the eleven shifting registers. The entire negative terminal is essentially the voltage reference that is initially stored on the  $10\text{pF}$  capacitor during the on-phase of the clocking cycle. The voltage level for the first switch of the eleven switches should be around  $1.5\text{V}$ , since no resistors are connected to the “dummy” sensor. For each clock period, which is equal to twice the op-amp's settling time, the shifting registers activates the next switch that adds a  $100\Omega$  resistor in series with the sensor. As a result, the reference voltage is increased by  $0.75\text{mV}$  for each clock cycle, until after the eleventh switch, which corresponds to  $1.5075\text{V}$ , it is reset to the initial level of  $1.5\text{V}$ .

### 5.1.3 The Analog Component

The analog component is liaison or measuring mechanism between both sides of the wheatstone bridge. It consists of an op-amp, a  $10\text{pF}$  offset storage capacitor, and several switches controlling the selection of either the positive or negative terminal and controlling the closing and opening of the negative feedback loop in the sample-and-hold device. As described earlier in section 3.3, during the on-phase of the clock cycle,,

the op-amp is a closed-loop stable system storing the voltage of  $1.5V + n * 0.75mV$  (“n” indicates the switch level) from the V- terminal and the input offset of the operational amplifier on the 10pF capacitor. During the off-phase of the clock cycle, the op-amp becomes an open-loop system that essentially compares the voltage stored on the 10pF capacitor to the voltage of the V+ terminal, which contains the variable resistive sensor, with the addition of the input offset error of the amplifier.

Theoretically, the input offset error should be nullified, and the open-loop comparator will output a high voltage of VDD (3V) if the V+ voltage is greater than V- voltage stored on the capacitor. Otherwise, the comparator will rail to ground (0V). During the on-phase, the closed loop op-amp will output the value of voltage reference stored on the 10pF capacitor, which should stabilize to  $V_{OS} + 1.5V + n * 0.75mV$  (“ $V_{OS}$ ” is the input offset error).

Figure 5-2 shows the simulated output for the op-amp for a chemical sensor with a resistive change of  $200\Omega$ . As expected, the closed system is stabilized to approximately to  $V_{OS} + 1.5V + n * 0.75mV$  during the on-phase for a clocking period of 100ms, since that is the settling time of the op-amp. Moreover, during the compare phase, the system output rails to VDD during the first 2 switches and to GND during the remaining switch levels.

#### 5.1.4 The Output Logic

Since the output of the amplifier that we are only concerned about is during the off-phase of the clock, digital logic can be used to speed up and improve the output transition to VDD so the output is well defined and easily read by the storing latches that turn on the off-chip LEDs on a fast positive edge transition. An inverter and a NAND gate, with the second output connected to the off-phase of the clock, were used to smoothen the output curve that is feed into the storing flip-flops. Figure 5-3 shows the simulated output for a chemical sensor with a resistive change of  $200\Omega$ . Since the NAND gate isolates only the comparing phase of the instrumentation amplifier, the positive edge triggered flip-flops will rail high and store a logical 1, which turns on the corresponding LEDs. In this example, only LED 1 and LED 2 will turn since the




Figure 5-2: System output for  $\Delta R= 200\Omega$ .




Figure 5-3: System Output after logic for  $\Delta R= 200\Omega$ .

corresponding output is high, while the remaining LEDs (LED 3-10) will remain in the off state as the output is low during the compare-mode clock period.

## 5.2 Total Chip Simulation Results

Figure 5-4 shows the simulated output of the storing registers for a chemical sensor with a resistive change of  $500\Omega$ . Since the NAND gate isolates only the comparing phase of the instrumentation amplifier, the positive edge triggered flip-flops will rail high and store a logical 1. Each output will remain high until the flip-flops are reset, which only occurs when the entire chip is reset when taking new measurement of food quality. It is clearly evident in the figure that the chip functions correctly as 5 flip-flops do turn on for the  $500\Omega$  change.




Figure 5-4: Chip Output for  $\Delta R = 500\Omega$ .



The op-amp was initially designed to sustain a functional low-power, low-noise system with a 1 nA current bias. As the total power was dominated by the power dissipated through the resistors and the digital components, a very low-power op-amp was not necessary and actually slowed down the bandwidth and clock period, which is set by the twice the settling time. Therefore, by increasing the current bias to 120nA, the chip's performance greatly improves with very little power or noise problems. In addition, since a 120nA current reference was provided by Ji-Jon Sit in conjunction with the Low-Power Analog VLSI course offered at MIT, the bias current design choice was very convenient.

The following table summarizes the final parameters needed to ensure a fully functional design. With these results, it can be concluded that this system topology and circuit design using a 120nA current bias demonstrates a low-power, high-gain, low-noise, and functional chip.

Specification	IBias		
	1nA	40nA	120nA
Gain	97 db	97db	98db
Bandwidth	750 Hz	27 KHz	100 KHz
Settling time	8ms	300us	100us
Analog Power	10.1 nW	391 nW	1.15 uW
Total Power	125 uW	125 uW	126 uW
Total Noise	80 nV	82nV	84nV

Table 5.1: Table of Results

### 5.3 Chip Integration

After the CMOS chip has been implemented, it is critical that electronics integrate and interface efficiently with the resistive sensors and the display mechanisms. One solution to this problem is to simply place two bond pads inside the integrated chip and coat it with a polymer to take the resistive measurements. Figure 5-5 shows the schematic of the bond pads and how they are connected to the various off-chip components, such as the power supply, clocks, and sensor ports. The overall design

demanded the use of 31 pins out of the 40 possible bond pads. 10 off-chip clock signals, which are necessary for edge-triggered rise times the storing DFFs, are input into the left of the die. The necessary rising step times for clk0-clk9 and reset are listed in Table 5.2. 10 off-chip LEDs, which are turned on by storing DFFs, are connected to the top portion of the chip. The power supplies, AVDD, VDD and GND sit on the right side of the chip along with the reset and clock signals from the the off-chip crystal<sup>1</sup>. Finally, on the south side of the chip are 2 pins, labeled “Vplus” and “sensor-in,” which are connected off-chip to each end of the resistive sensor.

	reset	clk0	clk1	clk2	clk3	clk4	clk5	clk6	clk7	clk8	clk9
$t_{step}$	.1us	.15ms	.35ms	.55ms	.75ms	.95ms	1.15ms	1.35ms	1.55ms	1.75ms	1.95m

Table 5.2: Table of off-chip clock rise times




Figure 5-5: Total Chip with bondpads and off-chip components.

<sup>1</sup>Each off-chip component is connected to ground

## 5.4 CMOS Layout

Understanding the geometrical issues involved in the physical design (or layout) of integrated circuits is just as important as the circuit definitions in the schematic. In other words, a chip functioning properly at the schematic level can fail if it is not correctly laid out. There are many implications to consider in a physical layout that can effect the chip's operation.

The main concerns are the effects due to parasitic phenomenon, which can be improved by careful matching and placement of components. These problems are due to imperfections in the microfabrication of transistors, resistors, and capacitors. For large devices and voltages, the non-idealities are nearly negligible. However, for the 0.50 $\mu$ m process used for this chip, parasitics and mismatch sizing cannot be ignored. As a result, phenomenon such as offset error, capacitive coupling, or other second order effects become significant and inhibit the performance and functionality of circuits in the chip.

Illustrated in figure 5-6 is the op-amp layout using the common centroid technique. The common centroid technique takes advantage of its use of symmetry to cancel a smooth linear gradient of chip process variation [6]. Not only does it compensate for fabrication errors in lattice mismatching, it also makes the overall placing and routing of metal layers systematically easier.

The final complete chip design is pictured in figure 5-7. It was systematically broken up into 4 main components: 120 nA current reference (bottom right corner), analog instrumentation core (top right corner), shifting registers (right side), and storing registers (top). Ideally, the design should be compacted into one component placed in a corner of the total die. However, for such a prototype, further optimization of space was not necessary as it only adds more complexity to the design.




Figure 5-6: Layout of op-amp in common centroid.




Figure 5-7: Total chip layout of CMOS measurement system.

# Chapter 6

## Conclusion

### 6.1 Summary

This thesis investigated the design of a CMOS mixed-signal measurement system for a chemically resistive sensor. This process involved choosing a robust system topology, designing analog building blocks for it, and integrating them together with passive components to produce a complete and functional chip. The data obtained from the SPICE simulations show that this design exhibits satisfactory power, noise, and performance results. With the complete layout of the total CMOS chip being verified and validated by the Tanner Software, the design can be submitted to a foundry for fabrication.

### 6.2 Future Work

As the fundamental objective was to define and produce a prototype design of this CMOS measurement system for a chemical sensor, the remaining stages in the development of the sensor product, namely, testing and packaging, were not investigated in this work. Also, the design of the total chip is thoroughly investigated in the chip integration section (5.3) such that the testing of this prototype with off-chip components can be done with confidence. Another critical aspect in the production of this chip design is the packaging of this ASIC with the sensor, power source, and displays.

Even though this thesis clearly outlines the purpose and functionality of each component, the total integration of the sensor product can require further testing and further optimizations and changes to the entire sensor packaging. Another addition that could possibly save many man hours of testing is the implementation and integration of internal clock signals within the chip, instead of relying on off-chip clock generation. A possible solution is developing resistive-capacitive (R-C) ring oscillators that are fine tuned for the appropriate clock frequency and rising input step times for the storing DFFs. The final extension that would make this design more optimal is replacing the  $100\text{K}\Omega$  resistor on the left side of the bridge, which is directly above the 10 resistors and 11 switches, with a non-active or “dummy” chemical sensor that matches the active chemical sensor on the right side of the Wheatstone bridge (figure 3-1).

# Appendix A

## SPICE netlist file





\* SPICE netlist written by S-Edit Win32 8.10  
\* Written on Dec 6, 2003 at 13:50:39

\* Main circuit: entire\_chip

.include mAMI05.md

.param l=0.3u

Xchip\_total\_1 clk clk0 clk1 clk2 clk3 clk4 clk5 clk6 clk7 clk8 clk9 clk10 Ip1  
+ out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 reset sensor\_in Vplus  
+ Gnd VDD chip\_total

XIref\_1 N97 N37 N36 Ip1 N34 N33 Vn Vnc Vp Vpc AVddIref Gnd Iref

XPadAnaWide\_1 N40 out6 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_2 N42 Vp APVdd FLW Gnd PadAnaWide

XPadAnaWide\_3 N44 Vn APVdd FLW Gnd PadAnaWide

XPadAnaWide\_4 N46 out0 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_5 N48 Vnc APVdd FLW Gnd PadAnaWide

XPadAnaWide\_6 N50 out2 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_7 N52 Vpc APVdd FLW Gnd PadAnaWide

XPadAnaWide\_8 N54 out10 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_9 N56 out8 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_10 N58 out9 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_11 N60 out7 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_12 N62 out5 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_13 N64 out4 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_14 N66 out3 APVdd FLW Gnd PadAnaWide

XPadAnaWide\_15 N68 out1 APVdd FLW Gnd PadAnaWide

XPadAPGnd\_2 Gnd PadAPGnd

XPadAPVdd\_2 APVdd Gnd PadAPVdd

XPadBare\_1 N69 APVdd Gnd PadBare

XPadCorner\_1 APVdd Gnd PadCorner

XPadCorner\_2 APVdd Gnd PadCorner

XPadCorner\_3 APVdd Gnd PadCorner

XPadCorner\_4 APVdd Gnd PadCorner

XPadFollower\_1 N1 APVdd FLW Gnd PadFollower

XPadInor\_2 Vplus APVdd Gnd PadInor

XPadInor\_4 N71 APVdd Gnd PadInor

XPadInor\_5 sensor\_in APVdd Gnd PadInor

XPadIn\_1 N74 clk6 APVdd Gnd PadIn

XPadIn\_3 N76 clk APVdd Gnd PadIn

XPadIn\_4 N78 N77 APVdd Gnd PadIn

XPadIn\_5 N80 reset APVdd Gnd PadIn

XPadIn\_8 N82 clk10 APVdd Gnd PadIn

XPadIn\_12 N84 N83 APVdd Gnd PadIn

XPadIn\_14 N86 clk8 APVdd Gnd PadIn

XPadIn\_15 N88 clk7 APVdd Gnd PadIn

XPadIn\_16 N90 clk5 APVdd Gnd PadIn

XPadIn\_17 N92 clk4 APVdd Gnd PadIn

XPadIn\_18 N94 clk2 APVdd Gnd PadIn

XPadIn\_19 N96 clk0 APVdd Gnd PadIn

XPadIn\_20 N98 clk1 APVdd Gnd PadIn

XPadIn\_21 N100 clk9 APVdd Gnd PadIn

XPadIn\_22 N102 clk3 APVdd Gnd PadIn

XPadPower\_1 GND PadPower

XPadPower\_2 AVddIref PadPower

XPadPower\_3 VDD PadPower

\* End of main circuit: entire\_chip

.SUBCKT INV A OUT GND VDD

M2 OUT A GND GND NMOS W='6\*1' L='2\*1' AS='148\*1\*1' AD='144\*1\*1' PS='68\*1' PD='68\*1' M=1

M1 OUT A VDD VDD PMOS W='10\*1' L='2\*1' AS='148\*1\*1' AD='144\*1\*1' PS='68\*1' PD='68\*1' M=1

.ENDS

.SUBCKT NAND2 A B OUT GND VDD

M3 OUT B 1 GND NMOS W='6\*1' L='2\*1' AS='148\*1\*1' AD='84\*1\*1' PS='68\*1' PD='34\*1' M=1

M4 1 A GND GND NMOS W='6\*1' L='2\*1' AS='84\*1\*1' AD='144\*1\*1' PS='34\*1' PD='68\*1' M=1

M2 OUT B VDD VDD PMOS W='10\*1' L='2\*1' AS='144\*1\*1' AD='84\*1\*1' PS='68\*1' PD='34\*1' M=1

M1 OUT A VDD VDD PMOS W='10\*1' L='2\*1' AS='84\*1\*1' AD='144\*1\*1' PS='34\*1' PD='68\*1' M=1

.ENDS

```
.SUBCKT op-amp_layout cap_switch Is Vminus Vout Vplus GND VDD
C1 N1 cap_switch 3pF
M2 N3 Vminus N8 GND NMOS W='20*1' L='20*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=2
M3 N1 Vplus N8 GND NMOS W='20*1' L='20*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=2
M4 GND Is Is GND NMOS W='20*1' L='20*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M5 Vout Is GND GND NMOS W='30*1' L='20*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M6 N8 Is GND GND NMOS W='20*1' L='20*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M7 N1 N3 VDD VDD PMOS W='25*1' L='20*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=2
M8 N3 N3 VDD VDD PMOS W='25*1' L='20*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=2
M9 Vout N1 VDD VDD PMOS W='80*1' L='20*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=2
.ENDS
```

```
.SUBCKT DFFC CLB CLK DATA Q QB GND VDD
M8 5 DATA GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M7 4 CB 5 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M12 7 10 8 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M11 4 C 7 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M22 14 10 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M21 13 C 14 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M27 16 CLB 15 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M25 12 CB 16 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M32 17 12 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M28 15 17 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M2 CB CLK GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M4 C CB GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M13 8 CLB GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M17 10 4 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M34 QB 17 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M30 Q 16 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M20 12 CLB 13 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M6 4 C 3 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M5 3 DATA VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M10 4 CB 6 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M9 6 10 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M19 12 CB 11 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M18 11 10 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M24 12 C 16 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M23 16 CLB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M14 9 CLB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M31 17 12 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M1 CB CLK VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M3 C CB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M15 4 CB 9 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M16 10 4 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M26 16 17 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M23 QB 17 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M39 Q 16 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
.ENDS
```

```
.SUBCKT DFFP CLK DATA PRB Q QB GND VDD
M23 11 CB 13 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M24 13 15 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M19 11 C 12 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M20 12 9 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M11 4 C 7 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M12 7 9 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M7 4 CB 5 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M8 5 DATA GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M14 9 PRB 8 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M15 8 4 GND GND NMOS W='6*1' L='2*1' AS='18*1*1' AD='54*1*1' PS='20*1' PD='24.3243*1' M=1
M28 15 PRB 14 GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M30 14 11 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M2 CB CLK GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M4 C CB GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M32 QB 15 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M26 Q 13 GND GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M21 13 15 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M22 11 C 13 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M17 10 9 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M18 11 CB 10 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M9 6 9 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
```

```

M10 4 CB 6 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M5 3 DATA VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M6 4 C 3 VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M13 9 4 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M16 9 PRB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M27 15 11 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M29 15 PRB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M1 CB CLK VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M3 C CB VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M31 QB 15 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
M25 Q 13 VDD VDD PMOS W='10*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
.ENDS

```

```

.SUBCKT Shifting_Registers clk reset s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 sb0 sb1
+ sb2 sb3 sb4 sb5 sb6 sb7 sb8 sb9 sb10 GND VDD
XDFFC_2 reset clk s0 s1 sb1 GND VDD DFFC
XDFFC_3 reset clk s1 s2 sb2 GND VDD DFFC
XDFFC_4 reset clk s2 s3 sb3 GND VDD DFFC
XDFFC_5 reset clk s3 s4 sb4 GND VDD DFFC
XDFFC_6 reset clk s4 s5 sb5 GND VDD DFFC
XDFFC_7 reset clk s5 s6 sb6 GND VDD DFFC
XDFFC_8 reset clk s6 s7 sb7 GND VDD DFFC
XDFFC_9 reset clk s7 s8 sb8 GND VDD DFFC
XDFFC_10 reset clk s8 s9 sb9 GND VDD DFFC
XDFFC_11 reset clk s9 s10 sb10 GND VDD DFFC
XDFFP_1 clk s10 reset s0 sb0 GND VDD DFFP
.ENDS

```

```

.SUBCKT Storing_Regs clk0 clk1 clk2 clk3 clk4 clk5 clk6 clk7 clk8 clk9 clk10 in
+ out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 reset GND VDD
.include mAMI05.md
.param l=0.3u
XDFFC_2 reset clk9 in out9 N1 GND VDD DFFC
XDFFC_3 reset clk8 in out8 N6 GND VDD DFFC
XDFFC_4 reset clk7 in out7 N11 GND VDD DFFC
XDFFC_6 reset clk10 in out10 N16 GND VDD DFFC
XDFFC_7 reset clk6 in out6 N21 GND VDD DFFC
XDFFC_8 reset clk5 in out5 N26 GND VDD DFFC
XDFFC_9 reset clk4 in out4 N31 GND VDD DFFC
XDFFC_10 reset clk3 in out3 N36 GND VDD DFFC
XDFFC_11 reset clk2 in out2 N41 GND VDD DFFC
XDFFC_12 reset clk1 in out1 N46 GND VDD DFFC
XDFFC_13 reset clk0 in out0 N51 GND VDD DFFC
.ENDS

```

```

.SUBCKT Switch1 clk clkb in out GND VDD
M1 in clk out GND NMOS W='6*1' L='2*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M2 in clkb out VDD PMOS W='6*1' L='2*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=1
.ENDS

```

```

.SUBCKT Vminus s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 sb0 sb1 sb2 sb3 sb4 sb5 sb6
+ sb7 sb8 sb9 sb10 Vout_minus GND VDD
R1 VDD Vout_minus 100e3 TC=0.0, 0.0
R2 Vout_minus N4 100e3 TC=0.0, 0.0
R3 N4 N6 100 TC=0.0, 0.0
R4 N6 N7 100 TC=0.0, 0.0
R5 N7 N8 100 TC=0.0, 0.0
R6 N8 N9 100 TC=0.0, 0.0
R7 N9 N10 100 TC=0.0, 0.0
R8 N10 N11 100 TC=0.0, 0.0
R9 N11 N12 100 TC=0.0, 0.0
R10 N12 N13 100 TC=0.0, 0.0
R11 N13 N43 100 TC=0.0, 0.0
R12 N43 N46 100 TC=0.0, 0.0
XSwitch1_1 s0 sb0 GND N4 GND VDD Switch1
XSwitch1_2 s1 sb1 GND N6 GND VDD Switch1
XSwitch1_3 s2 sb2 GND N7 GND VDD Switch1
XSwitch1_4 s3 sb3 GND N8 GND VDD Switch1
XSwitch1_5 s4 sb4 GND N9 GND VDD Switch1
XSwitch1_6 s5 sb5 GND N10 GND VDD Switch1
XSwitch1_7 s6 sb6 GND N11 GND VDD Switch1

```

```

XSwitch1_8 s7 sb7 GND N12 GND VDD Switch1
XSwitch1_9 s8 sb8 GND N13 GND VDD Switch1
XSwitch1_10 s9 sb9 GND N43 GND VDD Switch1
XSwitch1_11 s10 sb10 GND N46 GND VDD Switch1
.ENDS

.SUBCKT chip_total clk clk0 clk1 clk2 clk3 clk4 clk5 clk6 clk7 clk8 clk9 clk10
+ Is out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 reset sensor_in Vplus
+ GND VDD
.include mAMI05.md
.param l=0.3u
C1 node_2 GND 10pF
XINV_1 clk clkb1 GND VDD INV
XINV_2 temp_out N4 GND VDD INV
XNAND2_1 N4 clkb1 Vout GND VDD NAND2
Xop-amp_layout_1 node_1 Is node_2 temp_out Vin GND VDD op-amp_layout
R2 VDD Vplus 100e3 TC=0.0, 0.0
XShifting_Registers_1 clk reset N104 N103 N102 N101 N100 N99 N98 N97 N96 N95 N94
+ N93 N92 N91 N90 N89 N88 N87 N86 N85 N84 N83 GND VDD Shifting_Registers
XStoring_Regs_1 clk0 clk1 clk2 clk3 clk4 clk5 clk6 clk7 clk8 clk9 clk10 Vout
+ out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 reset GND VDD
+ Storing_Regs
XSwitch1_1 clk clkb1 Vin Vminus GND VDD Switch1
XSwitch1_2 clk clkb1 temp_out node_2 GND VDD Switch1
XSwitch1_3 clkb1 clk Vplus Vin GND VDD Switch1
XSwitch1_4 clk clkb1 node_1 temp_out GND VDD Switch1
XSwitch1_5 VDD GND GND sensor_in GND VDD Switch1
XVminus_1 N104 N103 N102 N101 N100 N99 N98 N97 N96 N95 N94 N93 N92 N91 N90 N89
+ N88 N87 N86 N85 N84 N83 Vminus GND VDD Vminus
.ENDS

.SUBCKT ROBCascode_9x_stack_33x12_N I0 I1 Vg Vs2 GND
.param l=0.3u WN=33 LN=12
M1 Vg Vg GND GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=2
M2 N6 Vg Vs2 GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=18
M8 I0 I1 N6 GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=2
M7 I1 I1 Vg GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=2
.ENDS

.SUBCKT ROBCascode_mirror_33x12_P V3 V4 Vp Vs
.param l=0.3u LP=12 WP=33
M4 Vp Vp Vs Vs PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1' PS='2*WP*1+2*5.5*1'
PD='2*WP*1+2*5.5*1' M=2
M5 V3 V4 N5 Vs PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1' PS='2*WP*1+2*5.5*1'
PD='2*WP*1+2*5.5*1' M=2
M3 N5 Vp Vs Vs PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1' PS='2*WP*1+2*5.5*1'
PD='2*WP*1+2*5.5*1' M=2
M6 V4 V4 Vp Vs PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1' PS='2*WP*1+2*5.5*1'
PD='2*WP*1+2*5.5*1' M=2
.ENDS

.SUBCKT ROBIref Vn Vnc Vp Vpc Vr AVddIref GND
.include mAMI05.md
.param l=0.3u Rs=1.4MEG
*.print tran '-id(m574)'
C1 Vnc GND 30pF
C2 AVddIref Vpc 30pF
C3 Vn GND 2.3pF
C4 AVddIref Vp 2.3pF
Xcascode_9x_stack_33x12_N_1 Vpc Vnc Vn Vr GND ROBCascode_9x_stack_33x12_N
Xcascode_mirror_33x12_P_1 Vnc Vpc Vp AVddIref ROBCascode_mirror_33x12_P
M574 GND Vnc Vpc AVddIref PMOS W='8*1' L='2*1' AS='8*1*5.5*1' AD='8*1*5.5*1'
PS='2*8*1+2*5.5*1' PD='2*8*1+2*5.5*1' M=1
R5 Vr GND Rs
.ENDS

```

```

.SUBCKT ROBIref_sink I0 Vn Vnc GND
.param l=0.3u WN=33 LN=12
M2 N2 Vn GND GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=2
M8 I0 Vnc N2 GND NMOS W='WN*1' L='LN*1' AS='WN*1*5.5*1' AD='WN*1*5.5*1'
PS='2*WN*1+2*5.5*1' PD='2*WN*1+2*5.5*1' M=2
.ENDS

.SUBCKT ROBIref_source Io Vp Vpc AVddIref
.param l=0.3u LP=12 WP=33
M5 Io Vpc N1 AVddIref PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1'
PS='2*WP*1+2*5.5*1' PD='2*WP*1+2*5.5*1' M=2
M3 N1 Vp AVddIref AVddIref PMOS W='WP*1' L='LP*1' AS='WP*1*5.5*1' AD='WP*1*5.5*1'
PS='2*WP*1+2*5.5*1' PD='2*WP*1+2*5.5*1' M=2
.ENDS

.SUBCKT Iref In1 In2 In3 Ip1 Ip2 Ip3 Vn0.6V Vnc1.5V Vp2.1V Vpc1V AVddIref GND
.include mAMI05.md
.param l=0.3u
XIref_-60dB_startup_1 Vn0.6V Vnc1.5V Vp2.1V Vpc1V Vr AVddIref GND ROBIref
XROBIref_sink_1 In1 Vn0.6V Vnc1.5V GND ROBIref_sink
XROBIref_sink_2 In3 Vn0.6V Vnc1.5V GND ROBIref_sink
XROBIref_sink_3 In2 Vn0.6V Vnc1.5V GND ROBIref_sink
XROBIref_source_1 Ip2 Vp2.1V Vpc1V AVddIref ROBIref_source
XROBIref_source_2 Ip1 Vp2.1V Vpc1V AVddIref ROBIref_source
XROBIref_source_3 Ip3 Vp2.1V Vpc1V AVddIref ROBIref_source
.ENDS

* No Ports in cell: PageID_AVNSL
* End of module with no ports: PageID_AVNSL

.SUBCKT PadAnaWide PAD Vout APVdd FLW Gnd
.include mAMI05.md
.param l=0.3u
C1 PAD N2 999f
M2 N5 N4 Gnd Gnd NMOS W='25*1' L='10*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=2
M3 N4 N4 Gnd Gnd NMOS W='25*1' L='10*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=2
M4 N1 FLW Gnd Gnd NMOS W='50*1' L='10*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=1
M5 PAD N5 Gnd Gnd NMOS W='25*1' L='10*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=8
X6 PAD PADBOND
M7 N4 PAD N20 N20 PMOS W='25*1' L='10*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=4
M8 N5 Vout N20 N20 PMOS W='25*1' L='10*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1' M=4
M9 N20 N1 APVdd APVdd PMOS W='25*1' L='10*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1'
M=4
M10 N1 N1 APVdd APVdd PMOS W='25*1' L='10*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1'
M=4
M11 PAD N1 APVdd APVdd PMOS W='25*1' L='10*1' AS='66*1*1' AD='66*1*1' PS='60*1' PD='60*1'
M=8
R12 N5 N2 20.14k TC=0.0, 0.0
.ENDS

.SUBCKT PadAPGnd Gnd
X1 Gnd PADBOND
.ENDS

.SUBCKT PadAPVdd APVdd Gnd
C1 APVdd Gnd 509fF
C2 APVdd Gnd 509fF
X3 APVdd PADBOND
.ENDS

.SUBCKT PadBare PAD APVdd Gnd
C1 APVdd Gnd 509fF
C2 APVdd Gnd 509fF
X3 PAD PADBOND
.ENDS

.SUBCKT PadCorner APVdd Gnd
C1 APVdd Gnd 36.762pF
.ENDS

```

```

.SUBCKT PadFollower PAD APVdd FLW Gnd
.include mAMI05.md
.param l=0.3u
C1 APVdd Gnd 509fF
C2 APVdd Gnd 509fF
M3 FLW Gnd Gnd Gnd NMOS W='200*1' L='4*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=6
X4 PAD PADBOND
M5 PAD APVdd APVdd APVdd PMOS W='200*1' L='4*1' AS='66*1*1' AD='66*1*1' PS='60*1'
PD='60*1' M=6
R6 FLW PAD 1.0611k TC=0.0, 0.0
.ENDS

.SUBCKT PadInor PAD APVdd Gnd
.include mAMI05.md
.param l=0.3u
C1 APVdd Gnd 509fF
C2 APVdd Gnd 509fF
M3 PAD Gnd Gnd Gnd NMOS W='200*1' L='4*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=6
X4 PAD PADBOND
M5 PAD APVdd APVdd APVdd PMOS W='200*1' L='4*1' AS='66*1*1' AD='66*1*1' PS='60*1'
PD='60*1' M=6
.ENDS

.SUBCKT PadIn PAD Vout APVdd Gnd
.include mAMI05.md
.param l=0.3u
C1 APVdd Gnd 509fF
C2 APVdd Gnd 509fF
M3 Vout Gnd Gnd Gnd NMOS W='200*1' L='4*1' AS='40*1*1' AD='40*1*1' PS='24*1' PD='24*1' M=6
X4 PAD PADBOND
M5 PAD APVdd APVdd APVdd PMOS W='200*1' L='4*1' AS='66*1*1' AD='66*1*1' PS='60*1'
PD='60*1' M=6
R6 Vout PAD 1.065k TC=0.0, 0.0
.ENDS

.SUBCKT PadPower PAD
X1 PAD PADBOND
.ENDS

```

# Bibliography

- [1] Rawles, et al. *Food Quality Sensors Overview for THT*. 2003.
- [2] J. Ryan Prince. *A Disposable, Self-Administered Electrolyte Test*. 2003: Master's Thesis, Department of Electrical Engineering, MIT.
- [3] J.K. Roberge. *Operational Amplifiers: Theory and Practice* 1975: Wiley.
- [4] P.E. Allen and D.R. Holberg. *CMOS Analog Circuit Design*. 2002: Oxford University Press, 2nd Edition.
- [5] <http://www.toxinalert.com/>
- [6] <http://www2.elen.utah.edu/harrison/Common-Centroid.pdf>
- [7] <http://www.gtmkorea.co.kr/DATABOOK/PDF/AN6006.PDF>